VHDL for logic synthesis
Making VHDL a simple and easy-to-use hardware description language Many engineers encountering VHDL (very high speed integrated circuits hardware description language) for the first time can feel overwhelmed by it. This book bridges the gap between the VHDL language and the hardware that results fro...
| Autor principal: | |
|---|---|
| Formato: | Libro electrónico |
| Idioma: | Inglés |
| Publicado: |
Chichester, West Sussex, U.K. :
Wiley
2011.
|
| Edición: | 3rd ed |
| Materias: | |
| Ver en Biblioteca Universitat Ramon Llull: | https://discovery.url.edu/permalink/34CSUC_URL/1im36ta/alma991009628970806719 |
| Sumario: | Making VHDL a simple and easy-to-use hardware description language Many engineers encountering VHDL (very high speed integrated circuits hardware description language) for the first time can feel overwhelmed by it. This book bridges the gap between the VHDL language and the hardware that results from logic synthesis with clear organisation, progressing from the basics of combinational logic, types, and operators; through special structures such as tristate buses, register banks and memories, to advanced themes such as developing your own packages, writing test benches and using the |
|---|---|
| Notas: | Description based upon print version of record. |
| Descripción Física: | 1 online resource (486 p.) |
| Bibliografía: | Includes bibliographical references and index. |
| ISBN: | 9781119995739 9780470977972 9781283373890 9786613373892 9780470977927 9781119995852 |
