ASIC and FPGA verification a guide to component modeling

Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate v...

Full description

Bibliographic Details
Main Author: Munden, Richard (-)
Format: eBook
Language:Inglés
Published: San Francisco, CA : Oxford : Morgan Kaufmann ; Elsevier c2005.
Series:Systems on Silicon
Subjects:
See on Biblioteca Universitat Ramon Llull:https://discovery.url.edu/permalink/34CSUC_URL/1im36ta/alma991009627307306719
Description
Summary:Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today's digital designs. ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.<br
Item Description:Description based upon print version of record.
Physical Description:1 online resource (337 p.)
ISBN:9781281008282
9786611008284
9780080475929