Verilog Coding for Logic Synthesis
Provides a practical approach to Verilog design and problem solving. Bulk of the book deals with practical design problems that design engineers solve on a daily basis. Includes over 90 design examples. There are 3 full scale design examples that include specification, architectural definition, micr...
| Other Authors: | |
|---|---|
| Format: | eBook |
| Language: | Inglés |
| Published: |
[Place of publication not identified]
Wiley Interscience Imprint
2003
|
| Edition: | 1st edition |
| Subjects: | |
| See on Biblioteca Universitat Ramon Llull: | https://discovery.url.edu/permalink/34CSUC_URL/1im36ta/alma991009627036806719 |
| Summary: | Provides a practical approach to Verilog design and problem solving. Bulk of the book deals with practical design problems that design engineers solve on a daily basis. Includes over 90 design examples. There are 3 full scale design examples that include specification, architectural definition, micro-architectural definition, RTL coding, testbench coding and verification. Book is suitable for use as a textbook in EE departments that have VLSI courses |
|---|---|
| Item Description: | Bibliographic Level Mode of Issuance: Monograph |
| Physical Description: | 1 online resource (1 v.) : ill |
| Bibliography: | Includes bibliographical references and index. |
| ISBN: | 9781280556524 9786610556526 9780471457558 9780470356920 9780471457565 |
