Tabla de Contenidos: “…1.2.3.4 Phase/frequency noise performance 1.2.3.5 Tunability; 1.2.3.6 Power scaling-master-oscillator power amplifiers (MOPAs); 1.2.4 Multi-wavelength fiber DFB lasers and fiber DFB laser arrays; 1.2.5 Optical transmission system experiments; 1.2.6 Fiber DFB laser in non-telecom applications; 1.3 Summary and concluding remarks-outlook; References; 2 Semiconductor Photonic Integrated Circuit Transmitters and Receivers; 2.1 Introduction; 2.2 Technology; 2.2.1 Group III-V PICs; 2.2.2 Group IV PICs; 2.2.3 Hybrid integration of Groups III-V and IV; 2.2.4 Comparison of PIC technologies…”

Tabla de Contenidos: “…Chapter 108.Resistor and capacitor letter and digit codeChapter 102.RC time constants; Chapter 106.RL time constants; Chapter 103.Reactance of capacitors at spot frequencies; Chapter 104.Reactance of inductors at spot frequencies; Chapter 139.Transistor letter symbols; Chapter 30.Common transistor and diode data; Chapter 117.Pro Electron system of Semiconductor type labelling,; Chapter 136.Thyristors; Chapter 18. …”

Tabla de Contenidos:

Tabla de Contenidos: “…Cover -- Half Title -- Series Page -- Title Page -- Copyright Page -- Dedication -- Acknowledgement -- Table of Contents -- Preface -- List of Figures -- List of Tables -- List of Contributors -- Chapter 1: Benchmarking Neuromorphic Computing for Inference -- 1.1: Introduction -- 1.2: State of the art in Benchmarking -- 1.2.1: Machine Learning -- 1.2.2: Hardware -- 1.3: Guidelines -- 1.3.1: Fair and Unfair Benchmarking -- 1.3.2: Combined KPIs and Approaches for Benchmarking -- 1.3.3: Outlook : Use-case Based Benchmarking -- 1.4: Conclusion -- References -- Chapter 2: Benchmarking the Epiphany Processor as a Reference Neuromorphic Architecture -- 2.1: Introduction and Background -- 2.2: Comparison with a Few Well-Known Digital Neuromorphic Platforms -- 2.3: Major Challenges in Neuromorphic Architectures -- 2.3.1: Memory Allocation -- 2.3.2: Efficient Communication -- 2.3.3: Mapping SNN onto Hardware -- 2.3.4: On-chip Learning -- 2.3.5: Idle Power Consumption -- 2.4: Measurements from Epiphany -- 2.5: Conclusion -- References -- Chapter 3: Temporal Delta Layer: Exploiting Temporal Sparsity in Deep Neural Networks for Time-Series Data -- 3.1: Introduction -- 3.2: Related Works -- 3.3: Methodology -- 3.3.1: Delta Inference -- 3.3.2: Sparsity Induction Using Activation Quantization -- 3.3.2.1: Fixed Point Quantization -- 3.3.2.2: Learned Step-Size Quantization -- 3.3.3: Sparsity Penalty -- 3.4: Experiments and Results -- 3.4.1: Baseline -- 3.4.2: Experiments -- 3.4.3: Result Analysis -- 3.5: Conclusion -- References -- Chapter 4: An End-to-End AI-based Automated Process for Semiconductor Device Parameter Extraction -- 4.1: Introduction -- 4.2: Semantic Segmentation -- 4.2.1: Proof of Concept and Architecture Overview -- 4.2.2: Implementation Details and Result Overview -- 4.3: Parameter Extraction -- 4.4: Conclusion -- 4.5: Future Work -- References…”

Tabla de Contenidos: “…YIN Y YANG; EL ESPÍRITU DE LA SÍNTESIS; LA ENERGÍA VITAL; FUERZAS AUTOCURATIVAS; FUERZAS FORMATIVAS; BIOENERGÉTICA; REGULACIÓN PSICOFISIOLÓGICA; EL SUEÑO HOLÍSTICO; UNA ANTIGUA SINTERGÉTICA GRUPAL; DEL ALMA A LAS MOLÉCULAS: UNA RED DE CONCIENCIA Y VIDA; LA QUINTA ESENCIA: EL ALMA; ENERGÍA VITAL Y RADIACIÓN ELECTROMAGNÉTICA; LA ENERGÍA VITAL Y LA RADIÓNICA; LA TERAPIA CON LAS PROPIAS OSCILACIONES; EL CAMPO ENERGÉTICO VITAL; SEMICONDUCTORES; VISLUMBRANDO LA BIOCIBERNÉTICA11; LA PIEL ES UN RADAR; RESTAURANDO LA INTEGRIDAD…”

Tabla de Contenidos: “…8.4 Indirect collection systems8.5 Review of renewable energy desalination systems; 8.6 Process selection; Exercises; References; Chapter 9 - Photovoltaic Systems; 9.1 Semiconductors; 9.2 Photovoltaic panels; 9.3 Related equipment; 9.4 Applications; 9.5 Design of PV systems; 9.6 Tilt and yield; 9.7 Concentrating PV; 9.8 Hybrid PV/T systems; Exercises; References; Chapter 10 - Solar Thermal Power Systems; 10.1 Introduction; 10.2 Parabolic trough collector systems; 10.3 Power tower systems; 10.4 Dish systems; 10.5 Thermal analysis of solar power plants; 10.6 Solar updraft towers…”
>Acceso al texto completo en ebscohost

Tabla de Contenidos: “…Yoon -- 5 NEPES’ Fan-Out Packaging Technology from Single die, SiP to Panel-Level Packaging 97 /Jong Heon (Jay) Kim -- 6 M-Series Fan-Out with Adaptive Patterning 117 /Tim Olson and Chris Scanlan -- 7 SWIFTR Semiconductor Packaging Technology 141 /Ron Huemoeller and Curtis Zwenger -- 8 Embedded Silicon Fan-Out (eSiFOR) Technology for Wafer-Level System Integration 169 /Daquan Yu -- 9 Embedding of Active and Passive Devices by Using an Embedded Interposer: The i2 Board Technology 185 /Thomas Gottwald, Christian Roessle, and Alexander Neumann -- 10 Embedding of Power Electronic Components: The Smart p2 Pack Technology 201 /Thomas Gottwald and Christian Roessle -- 11 Embedded Die in Substrate (Panel-Level) Packaging Technology 217 /Tomoko Takahashi and Akio Katsumata -- 12 Blade: A Chip-First Embedded Technology for Power Packaging 241 /Boris Plikat and Thorsten Scharf -- 13 The Role of Liquid Molding Compounds in the Success of Fan-Out Wafer-Level Packaging Technology 261 /Katsushi Kan, Michiyasu Sugahara, and Markus Cichon -- 14 Advanced Dielectric Materials (Polyimides and Polybenzoxazoles) for Fan-Out Wafer-Level Packaging (FO-WLP) 271 /T. …”

Tabla de Contenidos: “…Breaking Down the Silos -- Reference -- Chapter 8 Congress -- The Bills of AI -- The Scientist Speaks -- 2020 and Beyond -- References -- Chapter 9 AI for Agencies -- The Agency Problem -- Strategic Plans -- Delivering AI-Enabled Capabilities That Address Key Missions -- Scaling AI's Impact across DoD -- Cultivating a Leading AI Workforce -- Leading in Military Ethics and AI Safety -- The CIO and American AI -- Strategy Development in Agencies -- The DLA Story -- References -- Chapter 10 A Chaotic Private Sector -- The Supply Side Problems of AI -- Sensemaking about AI -- The AI Supply Chain -- The ERA of Data Management -- Think with Sensors -- RPA Is the AI in America -- The Futurists and Virtue Signaling -- Chapter 11 Of Capital and Measurements -- The Presidential SPAC -- The Capital Investment in the Private Sector -- Mega Investment -- Mega Investment Is Made in Large Blocks -- Mega Investment Impact on Innovation -- The Investment Plan -- Data -- Skills Development -- Semiconductors -- With an Eye on the World -- Capital Investment in AI -- References -- Chapter 12 At the Speed of Relevance…”

Tabla de Contenidos: “…Chapter 11: Selecting Components for LED Drivers11.1 Discrete Semiconductors; 11.2 Passive Components; 11.3 The Printed Circuit Board (PCB); 11.4 Operational Amplifiers and Comparators; Chapter 12: Magnetic Materials for Inductors and Transformers; 12.1 Ferrite Cores; 12.2 Iron Dust Cores; 12.3 Special Cores; 12.4 Core Shapes and Sizes; 12.5 Magnetic Saturation; 12.6 Copper Losses; Chapter 13: EMI and EMC Issues; 13.1 EMI Standards; 13.2 Good EMI Design Techniques; 13.3 EMC Standards; 13.4 EMC Practices; Chapter 14: Thermal Considerations; 14.1 Efficiency and Power Loss…”

Tabla de Contenidos: “…""2.5 Direct Coupled Transistor Logic (DCTL) and Integrated Injection Logic (I2L)""""2.6 Emitter Coupled Logic (ECL) and Common Mode Logic (CML)""; ""2.7 Transistor Transistor Logic (TTL) 35""; ""2.8 Complementary Metal Oxide Semiconductor (CMOS) logic ""; ""2.9 Industrial logic families""; ""2.10 Choosing a lgic family""; ""Chapter 3. …”

Tabla de Contenidos: “…2 >> Cálculo de circuitos eléctricos con agrupación de resistencias3 >> Caída de tensión en un circuito; 4 >> Comparación de circuitos con resistencias en serie y en paralelo; 5 >> Lectura de intensidad, resistencia y voltaje con el polímetro; UNIDAD 3; 1 >> Los imanes; 2 >> Electromagnetismo; 3 >> Componentes magnéticos en circuitos eléctricos; UNIDAD 4; 1 >> Generación de corriente eléctrica; 2 >> Aparatos eléctricos; UNIDAD 5; 1 >> Materiales semiconductores; 2 >> El diodo; 4 >> El transistor; 5 >> Tiristor; 6 >> Efecto Hall; 7 >> Pinza amperimétrica; UNIDAD 6…”

Tabla de Contenidos: “…1 >> Agrupación de resistencias en serie, paralelo y mixtas2 >> Cálculo de circuitos eléctricos con agrupación de resistencias; 3 >> Caída de tensión en un circuito; 4 >> Comparación de circuitos con resistencias en serie y en paralelo; 5 >> Lectura de intensidad, resistencia y voltaje con el polímetro; UNIDAD 3; 1 >> Los imanes; 2 >> Electromagnetismo; 3 >> Componentes magnéticos en circuitos eléctricos; UNIDAD 4; 1 >> Generación de corriente eléctrica; 2 >> Aparatos eléctricos; UNIDAD 5; 1 >> Materiales semiconductores e-; 2 >> El diodo; 3 >> Diodos especiales; 4 >> El transistor…”

Tabla de Contenidos: “…2 >> Càlcul de circuits elèctrics amb agrupació de resistències3 >> Caiguda de tensió en un circuit; 4 >> Comparació de circuits amb resistències en sèrie i en paral·lel; 5 >> Lectura d'intensitat, resistència i voltatge amb el polímetre; UNITAT 3; 1 >> Els imants; 2 >> Electromagnetisme; 3 >> Components magnètics en circuits elèctrics; UNITAT 4; 1 >> Generació de corrent elèctric; 2 >> Aparells elèctrics; UNITAT 5; 1 >> Materials semiconductors; 2 >> El díode; 3 >> Díodes especials; 4 >> El transistor; 5 >> El tiristor; 6 >> Efecte Hall; 7 >> Pinça amperimètrica; UNITAT 6…”

Tabla de Contenidos: “…1.4.2 Serial and Parallel Processing1.4.3 Synchronization; 1.5 Aspects of System Design; 1.5.1 Architectures for Digital Systems; 1.5.2 Application Modeling; 1.5.3 Design Metrics; 1.6 Summary; Exercises; 2 Hardware Elements; 2.1 Transistors, Gates and Flip-Flops; 2.1.1 Implementing Gates with Switches; 2.1.2 Registers and Synchronization Signals; 2.1.3 Power Consumption and Related Design Rules; 2.1.4 Pulse Generation and Interfacing; 2.2 Chip Technology; 2.2.1 Memory Bus Interface; 2.2.2 Semiconductor Memory Devices; 2.2.3 Processors and Single-Chip Systems; 2.2.4 Configurable Logic, FPGA…”

Tabla de Contenidos: “…Hall-Effect Physics; 1.1 A Quantitative Examination; 1.2 Hall Effect in Metals; 1.3 The Hall Effect in Semiconductors; 1.4 A Silicon Hall-Effect Transducer; Chapter 2. …”

Tabla de Contenidos: “…6.3 Practical Flyback Circuit Design 6.4 Off-Line Flyback Example; 6.5 Non-isolated Flyback Example; 6.6 Forward Converter Circuits; 6.7 Practical Forward Converter Design; 6.8 Off-Line Forward Converter Example; 6.9 Non-isolated Forward Converter Example; 6.10 Push-Pull Circuits; 6.11 Practical Push-Pull Circuit Design; 6.12 Half Bridge Circuits; 6.13 Practical Half Bridge Circuit Design; 6.14 Full Bridge Circuits; Chapter 7: Power Semiconductors; 7.1 Introduction; 7.2 Power Diodes and Thyristors; 7.3 Gate Turn-Off Thyristors; 7.4 Bipolar Power Transistors; 7.5 Power MOSFETs…”

Tabla de Contenidos: “…Introduction; 1.1 Overview; 1.2 Faults; 1.3 Errors; 1.4 Metrics; 1.5 Dependability Models; 1.6 Permanent Faults in Complementary Metal Oxide Semiconductor Technology; 1.7 Radiation-Induced Transient Faults in CMOS Transistors; 1.8 Architectural Fault Models for Alpha Particle and Neutron Strikes; 1.9 Silent Data Corruption and Detected Unrecoverable Error; 1.10 Soft Error Scaling Trends; 1.11 Summary; 1.12 Historical Anecdote; References…”

Tabla de Contenidos: “…Front Cover; Copyright Page; Contents; About the Authors; Chapter 1: The Fundamentals; 1.1 Electrical Fundamentals; 1.2 Passive Components; 1.3 DC Circuits; 1.4 Alternating Voltage and Current; 1.5 Circuit Simulation; 1.6 Intuitive Circuit Design; 1.7 Troubleshooting Basics; Chapter 2: The Semiconductor Diode; Reference; Chapter 3: Understanding Diodes and Their Problems; 3.1 Speed Demons; 3.2 Turn 'em off-turn 'em on...; 3.3 Other Strange Things that Diodes Can Do to You...; 3.4 Zener, Zener, Zener...; 3.5 Diodes that Glow in the Dark, Efficiently; 3.6 Optoisolators; 3.7 Assault and Battery…”

Tabla de Contenidos: “…1.3.2 Noise Immunity1.3.3 Timing Parameters; 1.3.4 Eye Diagram; 1.4 Modeling Digital Systems; 1.4.1 Mathematical Tools; 1.4.2 Spice-Like Circuit Simulators; 1.4.3 Full-Wave Numerical Tools; 1.4.4 Professional Simulators; References; 2 High-Speed Digital Devices; 2.1 Input/Output Static Characteristic; 2.1.1 Current and Voltage Specifications; 2.1.2 Transistor-Transistor Logic (TTL) Devices; 2.1.3 Complementary Metal Oxide Semiconductor (CMOS) Devices; 2.1.4 Emitter-Coupled Logic (ECL) Devices; 2.1.5 Low-Voltage Differential Signal (LVDS) Devices…”

Tabla de Contenidos: “…2.1 Low Power Design Techniques2.2 Low Power Architectural and Subsystem Techniques; 2.3 Low Power SoC Design Methodology, Tools, and Standards; 2.4 Summary; References; Chapter 3: System-Level Approach to Energy Conservation; 3.1 Introduction; 3.2 Low Power System Framework; 3.3 Low Power System/Software Techniques; 3.4 Software Techniques and Intelligent Algorithms; 3.5 Freescale's XEC: Technology-Specific Intelligent Algorithms; 3.6 ARM's Intelligent Energy Manager; 3.7 National Semiconductors: PowerWise® Technology; 3.8 Energy Conservation Partnership; 3.9 Texas Instruments: SmartReflex…”