“…Learn more about Mastering Physics…”

“…Así pues, los procesos estocásticos descritos con abundantes ejemplos de aplicación pueden ser de gran utilidad para estudiantes del Grado en Contabilidad y Finanzas, que buscan una especialidad actuarial y financiera, así como en Másteres de estas mismas disciplinas, sin olvidar a aquellos que deseen una introducción a estos modelos desde los Grados y Másteres de Estadística, Economía o Administración y Dirección de Empresas…”
Texto completo en Odilo

“…If you've mastered the basics of Excel and are ready for a challenge, this lesson is your ticket to understanding the powerful LAMBDA function. …”

Tabla de Contenidos: “…Schmitt Trigger Feedback Network 385 9.16 Bipolar Transistor Receivers 389 9.17 CMOS Differential Receiver with Analog Layout Concepts 397 9.18 CMOS Differential Receiver Capacitance Loading 398 9.19 CMOS Differential Receiver ESD Mismatch 398 9.20 Analog Differential Pair ESD Signal Pin Matching with CommonWell Layout 400 9.21 Analog Differential Pair Common Centroid Design Layout - Signal-Pin to Signal-Pin and Parasitic ESD Elements 403 9.22 Off-chip Drivers (OCD) 405 9.23 Off-chip Driver I/O Standards and ESD 407 9.24 Off-chip Driver (OCD) ESD Design Basics 408 9.25 Off-chip Drivers (OCD): Mixed Voltage Interface 414 9.26 Off-chip Drivers (OCD): Self-bias Well OCD Networks 414 9.27 Self-bias Well Off-chip Driver (OCD) Networks 415 9.28 ESD Protection Networks for Self-bias Well OCD Networks 417 9.29 Programmable Impedance Off-chip Driver (OCD) Network 418 9.30 ESD Input Protection Networks for Programmable Impedance Off-chip Drivers 422 9.31 Universal Off-chip Drivers 423 9.32 Gate Array Off-chip Driver Design 423 9.33 Gate Array OCD Design - Impedance Matching of Unused Elements 425 9.34 OCD ESD Design - Power Rails Over Multi-finger MOSFETs 426 9.35 Off-chip Driver: Gate-modulated MOSFET ESD Network 427 9.36 Off-chip Driver Simplified Gate Modulated Network 428 9.37 Off-chip Drivers ESD Design: Integration of Coupling and Ballasting Techniques 428 9.38 Ballasting and Coupling 429 9.39 MOSFET Source-initiated Gate-bootstrapped Resistor Ballasted Multi-finger MOSFET with Diode 429 9.40 MOSFET Source-initiated Gate-bootstrapped Resistor Ballasted Multi-finger MOSFET with a MOSFET 430 9.41 Gate-coupled Domino Resistor-ballasted MOSFET 431 9.42 Substrate-modulated Resistor Ballasted MOSFET 433 9.43 Summary and Closing Comments 434 Problems 435 References 437 10 On-Chip ESD Protection Circuits - ESD Power Clamps 441 10.1 ESD Power Clamps 441 10.2 ESD Power Clamp Design Practices 441 10.3 Current Loops 442 10.4 Impedance 442 10.5 Segmentation 443 10.6 Voltage Limitations 443 10.7 Latchup 443 10.8 ESD Power Clamp Circuits 444 10.9 Classification of ESD Power Clamps 444 10.10 Master-Slave ESD Power Clamps 445 10.11 Trigger Networks 445 10.12 ESD Power Clamp Characteristics and Issues 445 10.13 Design Synthesis of ESD Power Clamp - Key Design Parameters 446 10.14 Design Synthesis of ESD Power Clamps Trigger Networks 446 10.15 Transient Response Frequency Trigger Element and the ESD Frequency Window 446 10.16 ESD Power Clamp Frequency Design Window 447 10.17 Design Synthesis of ESD Power Clamp - Voltage Triggered ESD Trigger Elements 448 10.18 Design Synthesis of ESD Power Clamp - The ESD Power Clamp Shunting Element 449 10.19 ESD Power Clamp Trigger Condition vs. …”

“…Also available with Mastering Physics MasteringTM is the teaching and learning platform that empowers you to reach every student. …”

“…Reach every student by pairing this text with Mastering Engineering Mastering is the teaching and learning platform that empowers you to reach every student. …”

“…Also available with Mastering Engineering with Pearson eText Mastering® empowers you to personalize learning and reach every student. …”

Tabla de Contenidos: “…6.5.1 One-to-Two Line Demultiplexer -- 6.5.2 One-to-Four Line Demultiplexer -- 6.5.3 One-to-Eight Line Demultiplexer -- 6.5.4 Cascading of Demultiplexers -- 6.5.5 Cascading of Demultiplexers using Enable -- 6.5.6 Combinational Circuit using Demultiplexer -- 6.6 List of IC's -- Summary -- Multiple Choice Questions -- Questions -- Problems -- CHAPTER 7 FLIP-FLOPS -- 7.1 Introduction -- 7.2 Basic Bistable Element -- 7.3 SR Latch -- 7.3.1 SR Latch using NOR Gates -- 7.3.2 Gated SR Latch using NOR Gates -- 7.3.3 SR Latch using NAND Gates -- 7.3.4 Gated SR Latch using NAND Gates -- 7.3.5 Characteristic Equation of SR-Latch -- 7.3.6 State Transition Diagram of SR Latch -- 7.3.7 Excitation Table of SR-Latch -- 7.3.8 SR-Flip-Flop with Asynchronous Inputs -- 7.4 Triggering of Latches -- 7.4.1 Positive (or high) Level Triggering -- 7.4.2 Negative (or low) Level Triggering -- 7.4.3 Positive (or leading or rising) Edge Triggering -- 7.4.4 Negative (or low) Level Triggering -- 7.4.5 Generation of Spikes -- 7.4.6 Generation of Pulse at Rising Edge of Clock Pulse -- 7.4.7 Generation of Pulse at Falling Edge of Clock Pulse -- 7.4.8 Latch Versus Flip-Flop -- 7.5 D-Flip-Flop -- 7.5.1 Characteristic Equation of D-Flip-Flop -- 7.5.2 State Transition Diagram of D-Flip-Flop -- 7.5.3 Excitation Table of D-Flip-Flop -- 7.6 Flip-Flop Timing -- 7.7 JK-Flip-Flop -- 7.7.1 Characteristic Equation of JK-Flip-Flop -- 7.7.2 State Transition Diagram of JK-Flip-Flop -- 7.7.3 Excitation Table of JK-Flip-Flop -- 7.8 T-Flip-Flop -- 7.8.1 Characteristic Equation of T-Flip-Flop -- 7.8.2 State Transition Diagram of T-Flip-Flop -- 7.8.3 Excitation Table of T-Flip-Flop -- 7.9 Race Around Condition -- 7.10 Master-Slave Flip-Flop -- 7.11 Edge-Triggered Flip-Flop -- 7.12 Conversion of Flip-Flops -- 7.13 List of Flip-Flop ICs -- Summary -- Multiple Choice Questions -- Questions -- Problems…”